

**Features**

- Center amplifying gate
- Metal case with ceramic insulator
- Low on-state and switching losses

**Typical Applications**

- AC controllers
- DC and AC motor control
- Controlled rectifiers

$I_{T(AV)}$	<b>1830A</b>
$V_{DRM}/V_{RRM}$	<b>200~600V</b>
$I_{TSM}$	<b>30 kA</b>
$I^2t$	<b>4500 10<sup>3</sup>A<sup>2</sup>S</b>



SYMBOL	CHARACTERISTIC	TEST CONDITIONS		T <sub>j</sub> (°C)	VALUE			UNIT
					Min	Type	Max	
$I_{T(AV)}$	Mean on-state current	180° half sine wave 50Hz Double side cooled	$T_C=70^\circ\text{C}$				1830	
$V_{DRM}$ $V_{RRM}$	Repetitive peak off-state voltage Repetitive peak reverse voltage	tp=10ms		125	200		600	V
$I_{DRM}$ $I_{RRM}$	Repetitive peak current	at $V_{DRM}$ at $V_{RRM}$		125			80	mA
$I_{TSM}$	Surge on-state current	10ms half sine wave		125			30	kA
$I^2t$	$I^2t$ for fusing coordination	$V_R=0.6V_{RRM}$					4500	A <sup>2</sup> s*10 <sup>3</sup>
$V_{TO}$	Threshold voltage			125			0.75	V
$r_T$	On-state slope resistance						0.10	mΩ
$V_{TM}$	Peak on-state voltage	$I_{TM}=3000\text{A}$ , $F=24\text{kN}$		125			1.05	V
dv/dt	Critical rate of rise of off-state voltage	$V_{DM}=0.67V_{DRM}$		125			1000	V/μs
di/dt	Critical rate of rise of on-state current	$V_{DM}=67\%V_{DRM}$ to 2500A, Gate pulse $t_r \leq 0.5\mu\text{s}$ $I_{GM}=1.5\text{A}$		125			100	A/μs
$Q_{rr}$	Recovery charge	$I_{TM}=2000\text{A}$ , $t_p=2000\mu\text{s}$ , $di/dt=-20\text{A}/\mu\text{s}$ , $V_R=50\text{V}$		125		1200		μC
$I_{GT}$	Gate trigger current			25	40		300	mA
$V_{GT}$	Gate trigger voltage	$V_A=12\text{V}$ , $I_A=1\text{A}$			0.8		3.0	V
$I_H$	Holding current				20		300	mA
$V_{GD}$	Non-trigger gate voltage	$V_{DM}=67\%V_{DRM}$		125	0.3			V
$R_{th(j-c)}$	Thermal resistance Junction to case	DC: double side cooled Clamping force 24kN					0.025	°C/W
$R_{th(c-h)}$	Thermal resistance case to heatsink						0.005	
$F_m$	Mounting force				19		26	kN
$T_{stg}$	Stored temperature				-40		140	°C
$W_t$	Weight					170		g
Outline	P06							




Fig.1




Fig.2




Fig.3




Fig.4




Fig.5




Fig.6




Fig7




Fig8





Fig9



Nlps reserves the right to change specifications without notice.